I. INTRODUCTION
O XIDE semiconductors have received much attention due to a number of advantages including low cost, low fabrication temperatures, high carrier mobilities, good transparency in visible region, mechanical flexibility, as well as scalable deposition methods compared with amorphous silicon [1] - [4] . Under the advantages mentioned above, oxide semiconductors have been regarded as one of the most promising candidates for transparent/flexible electronics [2] , [3] .
So far, n-type oxides, such as indium-gallium-zincoxide (IGZO), are highly researched and even some of them have been commercialized [4] . For instance, IGZO thin-film transistors (TFTs) have started to replace amorphous silicon TFTs for backplane drivers of flat-panel displays [1] . Flexible IGZO Schottky diodes operating beyond 2.45 GHz have already satisfied the principal frequency of smart phones [5] . Subthreshold Schottky-barrier IGZO TFTs have been demonstrated to be useful for sensor interface circuits in wearable electronics [6] . On the another hand, p-type oxide semiconductors are far behind mainly because of low on/off ratio, low hole mobility, and high subgap trap density [3] . However, p-type TFTs are essential in order to fabricate complementary integrated circuits with low static power consumption, high noise margin, high yield, and high reliability for actual applications. Realizing sophisticated all-oxide circuits operating in complementary mode has been challenging due to the difficulty in making high-performance p-type oxide TFTs matched with their n-type counterparts. Up to date, SnO is considered as the most promising p-type oxide due to its high field-effect hole mobility, good uniformity for large-scale fabrication, and high stability in ambient air [3] , [7] . To realize complementary inverters, one can either combine an n-type TFT and a p-type TFT or use two ambipolar TFTs. A railto-rail output voltage behavior can be easily achieved in the former but hard to achieve in latter case because neither of the two ambipolar TFTs can be fully switched off [8] - [11] . The static current will also result in a static power consumption, which may be an issue in the case of large scale integration. glass and polyimide foil substrates [12] , [13] . Common-source amplifiers, differential amplifiers, and logic gates have also been realized on paper substrates [20] . From the point of industrial application, high gain of complementary inverter is quite desirable in order to achieve large noise margins of the integrated circuits. However, to the best of our knowledge, the gains of the reported complementary inverters based on nand p-type oxides are not higher than 30 under a supply voltage of 10 V until now [2] , [3] , [12] - [21] . Furthermore, to date, the dynamic responses of oxide-based complementary logic gates with rail-to-rail output voltage behavior have not been reported yet. In this work, we fabricated high-performance ntype IGZO TFTs and p-type SnO TFTs via room-temperature sputtering method which is suitable for large-scale fabrication and commercialization for transparent/flexible electronics. Moreover, we realized the integration of SnO and IGZO TFTs to achieve complementary inverters with extremely high voltage gain up to 112. Based on these inverters, we have realized 3-stage ring oscillators, NAND, and transmission gates with rail-to-rail output voltage behavior, and the dynamic responses of these logic gates are analyzed.
II. EXPERIMENTS
The TFTs and circuits were fabricated on silicon substrate with 300-nm-thick thermally oxidized SiO 2 . First, 50-nm-thick Al was deposited using thermal evaporation and patterned as gate electrode. Then, 30-nm-thick Al 2 O 3 was deposited as dielectric by atomic-layer deposition (ALD) and patterned by wet etching. Next, 20-nm-thick SnO film was fabricated by radio-frequency magnetron sputtering and patterned by liftoff process followed by a post-annealing at 225°C for 1 h in air. After that, 24-nm-thick IGZO layer was deposited by sputtering method and patterned by lift-off process followed by the deposition of 50-nm-thick Ti as source/drain electrodes and interconnects using electron-beam evaporation. Finally, the TFTs and circuits were annealed at 100°C for 1 h in air. In this process, we set the geometric aspect ratio of inverters to be 5. The electrical characteristics were measured by source/measure unit (Agilent B2902A). The outputs of the logic gates and ring oscillators were measured by oscilloscope (Keysight MSOX6004A). Figures 1(a) and (b) show the transfer characteristics of the IGZO TFT and the SnO TFT at drain voltage of 1 and −1 V, respectively. For the IGZO TFT, the mobility is 10.05 cm 2 /(V· s), the subthreshold swing, SS, is 0.86 V/dec, the on/off ratio is ∼5.28×10 5 , and the threshold voltage, V TH , is 5.00 V. For the SnO TFT, the mobility is 1.19 cm 2 /(V·s), V TH is −5.05 V, SS is 1.50 V/dec, and the on/off ratio is 2.2×10 4 which is among the highest values of the reported SnO TFTs [3] , [22] - [24] . The output curves of the IGZO TFT and the SnO TFT are shown in Figs. 1(c) and (d) , respectively, indicating ideal saturation characteristics and ohmic contacts between the source/drain electrodes and the active layers. The comparable performance of SnO TFT and IGZO TFT guarantees the high-performance complementary inverter based on SnO TFT and IGZO TFT. Fig. 2(b) . The voltage gain at V DD = 10 V reaches as high as 112 (Fig. 2(c) ), which is the highest value among complementary inverters using n-and p-type oxide TFTs below 10 V supply voltage [2] , [3] , [12] - [21] . The threshold voltage of the inverter, where V in = V out , is found to be 1.97 V and 4.25 V at V DD = 5 V and 10 V, respectively. They are close to the ideal value, V DD /2. The threshold voltage of the inverter can be further optimized by increasing the geometric aspect ratio, which is defined as the ratio of (W/L) p to (W/L) n , where (W/L) p and (W/L) n are the width-to-length ratio of SnO channel and IGZO channel, separately. The input-low voltage (V IL ) and The large values indicate that the inverter could withstand a high noise level. The high gain and large noise margin of inverters ensure that the logic gates and complex circuits for actual applications based on these inverters can be realized and work reliably. Figure 3(a) shows the schematic diagram of complementary inverter based on a p-type SnO TFT and an n-type IGZO TFT. In the Fig. 3(b) , we can see, input pulse, V in , and the corresponding output, V out , at 4-kHz operating frequency. The delay time of the inverter is found to be 27.75 µs. [12] , [13] .
III. RESULTS AND DISCUSSION

IV. CONCLUSIONS
In this letter, complementary inverters with extremely high voltage gain up to 112 at V DD = 10 V are fabricated based on the n-type IGZO and the p-type SnO TFTs. The dynamic responses of the inverter, NAND and transmission gates are analyzed. The delay time of the inverter is 27.75 µs at V DD = 10 V. All of the fabricated logic gates show ideal rail-to-rail output voltage behavior. The output frequency of 3-stage ring oscillator reaches 32.87 kHz when V DD = 20 V. Our study indicates that other complementary logic gates and sophisticated circuits for potential larger-area transparent/flexible electronics with large noise margin and low static power consumption can be realized based on n-type IGZO and p-type SnO TFTs.
